## Preface

- Any questions from last time?
- Will review 1st 22 slides
- A bit more motivation, information about me
- Research
- ND
- A bit more about this class...
- Microsoft
- Later:
- HW 1
- Review session
- MD McNally about Lab 1


## Any questions from

 last time?

## Digital Design

## Chapter 8: Programmable Processors

Slides to accompany the textbook Digital Design, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007.
http://www.ddvahid.com

## Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as unanimated pdf versions on publicly-accessible course websites.. PowerPoint source (or pdf with animations) may not be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley - see http://www. ddvahid.com for information.

## Introduction

- Programmable (general-purpose) processor
- Mass-produced, then programmed to implement different processing tasks
- Well-known common programmable processors: Pentium, Sparc, PowerPC
- Lesser-known but still common: ARM, MIPS, 8051, PIC
- Low-cost embedded processors found in cell phones, blinking shoes, etc.
- Instructive to design a very simple programmable processor
- Real processors can be much more complex


Seatbelt warning light single-purpose processor
$\square$ Digital Design
Copyright © 2006


3-tap FIR filter


Note: Slides with animation are denoted with a small red "a" near the animated items

## Basic Architecture

- Processing generally consists of:
- Loading some data
- Transforming that data
- Storing that data
- Basic datapath: Useful circuit in a programmable processor
- Can read/write data memory, where main data exists
- Has register file to hold data locally
- Has ALU to transform local data
sometow


Datapath

## Basic Datapath Operations

- Load operation: Load data from data memory to RF
- ALU operation: Transforms data by passing one or two RF register values through ALU, performing operation (ADD, SUB, AND, OR, etc.), and writing back into RF.
- Store operation: Stores RF register value back into data memory
- Each operation can be done in one clock cycle



## Basic Datapath Operations

- Q: Which are valid single-cycle operations for given datapath?
- Move D[1] to RF[1] (i.e., RF[1] = D[1])
- A: YES - That's a load operation
- Store RF[1] to D[9] and store RF[2] to D[10]
- A: NO - Requires two separate store operations
- Add D[0] plus D[1], store result in D[9]
- A: NO - ALU operation (ADD) only works with RF. Requires two load operations (e.g., $R F[0]=D[0] ; R F[1]=D[1]$, an ALU operation (e.g., $R F[2]=R F[0]+R F[1]$ ), and a store operation (e.g., D[9]=RF[2])


Digital Design
Copyright © 2006
Frank Vahid


Load operation


ALU operation


Store operation

## One more example...

- Q: Which are valid single-cycle operations for given datapath?
- Add d(0) + R1, store in R2?



## Exercise: Basic Datapath Operations

Q: How many cycles does each of the following take for given datapath?

- Move RF[1] to RF[2]
- Add $\mathrm{D}[8]$ with RF[2] and store the result in RF[4]
- Add D[8] with RF[1], then add the result with RF[4], and store the final result in $\mathrm{D}[8]$


## One more example...

- Q: How can we do: $d(0)+R 1$, store in R2?

Need at least 2 instructions:
MOV R3, D(0) \# LOAD D(0)
ADD R2, R1, R3 \# Do the ADD


## Basic Architecture - Control Unit

- $\quad D[9]=D[0]+D[1]-$ requires a sequence of four datapath operations:

```
0: RF[0] = D[0]
    1:RF[1] = D[1]
    2: RF[2] = RF[0] + RF[1]
    3: D[9] = RF[2]
```

- Each operation is an instruction
- Sequence of instructions - program
- Looks cumbersome, but that's the world of programmable processors Decomposing desired computations into processor-supported operations
- Store program in Instruction memory
- Control unit reads each instruction and executes it on the datapath
- PC: Program counter - address of current instruction
- IR: Instruction register - current instruction

Digital Design
Copyright © 2006
Frank Vahid

## Basic Architecture - Control Unit

- To carry out each instruction, the control unit must:
- Fetch - Read instruction from inst. mem.
- Decode - Determine the operation and operands of the instruction
- Execute - Carry out the instruction's operation using the datapath



## Basic Architecture - Control Unit

- To carry out each instruction, the control unit must:
- Fetch - Read instruction from inst. mem.
- Decode - Determine the operation and operands of the instruction
- Execute - Carry out the instruction's operation using the datapath



## Basic Architecture - Control Unit

- To carry out each instruction, the control unit must:
- Fetch - Read instruction from inst. mem.
- Decode - Determine the operation and operands of the instruction
- Execute - Carry out the instruction's operation using the datapath


Digital Design
Copyright © 2006
Frank Vahid
Execute

## Basic Architecture - Control Unit

- To carry out each instruction, the control unit must:
- Fetch - Read instruction from inst. mem.
- Decode - Determine the operation and operands of the instruction
- Execute - Carry out the instruction's operation using the datapath



## Basic Architecture - Control Unit

To summarize, the control unit processes each instruction in three stages:

1. first fetching the instruction by loading the current instruction into $I R$ and incrementing the $P C$ for the next fetch,
2. next decoding the instruction to determine its operation, and
3. finally executing the operation by setting the appropriate control lines for the datapath, if applicable. If the operation is a datapath operation, the operation may be one of three possible types:
(a) loading a data memory location into a register file location,
(b) transforming data using an $A L U$ operation on register file locations and writing results back to a register file location, or
(c) storing a register file location into a data memory location.


## Creating a Sequence of Instructions

- $\quad$ : Create sequence of instructions to compute $D[3]=D[0]+D[1]+D[2]$ on earlier-introduced processor
- A1: One possible sequence
- First load data memory locations into register file
- $R[3]=D[0]$
- $R[4]=D[1]$
- $\mathrm{R}[2]=\mathrm{D}[2]$
(Note arbitrary register locations)
- Next, perform the additions
- $R[1]=R[3]+R[4]$
- $\mathrm{R}[1]=\mathrm{R}[1]+\mathrm{R}[2]$
- Finally, store result
- $D[3]=R[1]$

Digital Design
Copyright © 2006
Frank Vahid

$$
\begin{aligned}
& \text { Questions } \\
& \text { from } \\
& \text { last time? }
\end{aligned}
$$

A2: Alternative sequence

- First load D[0] and D[1] and add them
- $\mathrm{R}[1]=\mathrm{D}[0]$
- $\mathrm{R}[2]=\mathrm{D}[1]$
- $\mathrm{R}[1]=\mathrm{R}[1]+\mathrm{R}[2]$
- Next, load D[2] and add
- $R[2]=D[2]$
- $R[1]=R[1]+R[2]$
- Finally, store result
- $\quad D[3]=R[1]$


## Exercise: Creating Instruction Sequences

Q1: $\mathrm{D}[8]=\mathrm{D}[8]+\mathrm{RF}[1]+\mathrm{RF}[4]$

Let's do 1 more example...
Q2: $R F[2]=R F[1]$

## One more example...

- R2 = R3 || R3 = R2 (swap) -- Thoughts?
- MOV d(x), R2
- MOV d(y), R3
- MOV R2, d(y)
- MOV R2, d(x)

- Could do in $3 \ldots$ but only with added functionality:
- How?


## Three-Instruction Programmable Processor

- Instruction Set - List of allowable instructions and their representation in memory, e.g.,
- Load instruction- $0000 r_{3} r_{2} r_{1} r_{0} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$
- Store instruction- $0001 r_{3} r_{2} r_{1} r_{0} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$
- Add instruction $0010 \mathrm{ra}_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0} \mathrm{rc}_{3} \mathrm{rc}_{2} \mathbf{r c}_{1} \mathbf{r} \mathrm{c}_{0}$

Desired program
0 : RF[0]=D[0]
1: RF[1]=D[1]
2: RF[2]=RF[0]+RF[1]
3: $\mathrm{D}[9]=\mathrm{RF}[2\}$
instruction memory I
$>0: 0000000000000000$
1:0000 000100000001
$\rightarrow$ 2:0010 001000000001
$>3: 0001001000001001$
Digital Design
Copyright © 2006
Frank Vahid

$$
\begin{aligned}
& \text { "Instruction" is an idea that } \\
& \text { helps abstract } 1 \mathrm{~s}, 0 \mathrm{~s}, \text { but } \\
& \text { still provides info. about HW }
\end{aligned}
$$

Instructions in 0s and 1s

- machine code


## Program for Three-Instruction Processor



## Program for Three-Instruction Processor

- Another example program in machine code
- Compute D[5] = D[5] + D[6] + D[7]

```
0:0000 0000 00000101 // RF[0] = D[5]
1:0000 0001 00000110 // RF[1] = D[6]
2:0000 0010 00000111 // RF[2] = D[7]
3:00100000 0000 0001 // RF[0] = RF[0] + RF[1]
    // which is D[5]+D[6]
4:00100000 0000 0010 // RF[0] = RF[0] + RF[2]
    // now D[5]+D[6]+D[7]
5:00010000 00000101 // D[5] = RF[0]
```

    -Load instruction-0000 \(r_{3} r_{2} r_{1} r_{0} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}\)
    -Store instruction-0001 \(r_{3} r_{2} r_{1} r_{0} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}\)
    -Add instruction-0010 \(\mathrm{ra}_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0}\)
    \(\mathrm{rc}_{3} \mathrm{rC}_{2} \mathrm{rC}_{1} \mathrm{rc}_{0}\)
    
## Assembly Code

- Machine code (0s and 1s) hard to work with
- Assembly code - Uses mnemonics
- Load instruction-MOV Ra, d
- specifies the operation $R F[a]=D[d]$. a must be $0,1, \ldots$, or 15 -so $R 0$ means RF[0], $R 1$ means RF[1], etc. $d$ must be $0,1, \ldots, 255$
- •Store instruction-MOV d, Ra
- specifies the operation $D[d]=R F[a]$
- • Add instruction—ADD Ra, Rb, Rc

> "Instruction" is an idea that helps abstract 1s, 0s, but still provides info. about HW

- specifies the operation $R F[a]=R F[b]+R F[c]$

Desired program
0 : RF[0]=D[0]
1: RF[1]=D[1]
2: $\mathrm{RF}[2]=\mathrm{RF}[0]+\mathrm{RF}[1]$
3: $\mathrm{D}[9]=\mathrm{RF}[2]$

0:0000 000000000000
1: 0000000100000001
2: 0010001000000001
3: 0001001000001001
machine code

0: MOV RO, 0
1: MOV R1, 1
2: ADD R2, R0, R1
3: MOV 9, R2

## Exercise: Creating Assembly Code

Q1: $\mathrm{D}[8]=\mathrm{D}[8]+\mathrm{RF}[1]+\mathrm{RF}[4]$

$$
\begin{aligned}
& \mathrm{RF}[2]=\mathrm{RF}[1]+\mathrm{RF}[4] \\
& \mathrm{RF}[3]=\mathrm{D}[8] \\
& \mathrm{RF}[2]=\mathrm{RF}[2]+\mathrm{RF}[3] \\
& \mathrm{D}[8]=\mathrm{RF}[2]
\end{aligned}
$$

Q2: $R F[2]=R F[1]$
$R F[2]=R F[1]+0 \quad$ MOV R1, 0??

## Control-Unit and Datapath for Three-Instruction Processor

- To design the processor, we can begin with a high-level state machine description of the processor's behavior


Your 1st lab is about state machines.
They're important b/c they help to automate instruction processing.

## Control-Unit and Datapath for Three-Instruction Processor

- Create detailed connections among components


Copyright © 2006
Frank Vahid

## Control-Unit and Datapath for Three-Instruction Processor

- Convert high-level state machine description of entire processor to FSM description of controller that uses datapath and other components to achieve same behavior


Frank Vahid

## Exercise: Understanding the Processor Design (1)

- Will the correct instruction be fetched if PC is incremented during the fetch cycle?
- No, since PC will not be updated until the beginning of the next cycle
- While executing "MOV R1, 3", what is the content of PC and IR at the end of the 1 st cycle, 2nd cycle, 3rd cycle, etc.?
- 1st cycle: $\mathrm{PC}=0, \mathrm{IR}=\mathrm{xxxx}$
- $2^{\text {nd }}$ cycle: $\mathrm{PC}=1, \mathrm{IR}=\mid[0]$
- $3^{\text {rd }}$ cycle: $\mathrm{PC}=1, \mathrm{IR}=\mid[0]$
- What if it takes more than 1 cycle for memory read?
- Cannot decode until IR is loaded


## Exercise: Understanding the Processor Design (2)

Q1: $\mathrm{D}[8]=\mathrm{D}[8]+\mathrm{RF}[1]+\mathrm{RF}[4]$
I[15]: Add R2, R1, R4
I[16]: MOV R3, 8
I[17]: Add R2, R2, R3
$R F[1]=4$
RF[4] = 5
$\mathrm{D}[8]=7$


## Exercise: Extending the Three-Instruction Processor

## Add a instruction:

JMP: jump to a location specified by the 12-bit offset

RTL: PC = PC+I[15:4]
AS: JMP 3
MC: 1000000000000011


Let's talk about A+B-1 a bit more...
Also, why is this instruction useful?


## A Six-Instruction Programmable Processor

- Let's add three more instructions:
- Load-constant instruction-0011 $r_{3} r_{2} r_{1} r_{0} c_{7} c_{6} c_{5} c_{4} c_{3} c_{2} c_{1} c_{0}$
- MOV Ra, \#c-specifies the operation RF[a]=c
- Subtract instruction-0100 $\mathrm{ra}_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{\mathbf{0}} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0} \mathrm{rc}_{3} \mathrm{rc}_{2} \mathrm{rc}_{1} \mathrm{rc}_{0}$
- SUB Ra, Rb, Rc-specifies the operation $R F[a]=R F[b]-R F[c]$
- Jump-if-zero instruction-0101 $\mathrm{ra}_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{O}_{7} \mathrm{O}_{6} \mathrm{O}_{5} \mathrm{O}_{4} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0}$
- JMPZ Ra, offset—specifies the operation $P C=P C+$ offset if $R F[a]$ is 0


